Silicon Ventures tips plan to stem fabless VC drought
Peter Clarke, EETimes
5/11/2012 5:47 AM EDT
Recently formed Silicon Ventures intends to work with strategic investors in what Lawler calls a "balanced risk model."
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- SCALINX, Semiconductor Fabless Focusing on Signal Conversion Chips Secures 10.5 Million Euros Funding
- Fabless Semiconductor Innovator Stathera Announces US $15M Series A Funding Round
- SCALINX, Leading Fabless Semiconductor in System-on-a-Chip Design, Secures €34 Million in Second Round Funding
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’