Expert I/O offers system verification component for Serial ATA
Dylan McGrath, EE Times
(03/17/2006 1:55 PM EST)
SAN FRANCISCO — Design and verification service provider Expert I/O is now offering a system verification component (SVC) specifically designed for thorough verification of Serial ATA port multipliers, port selector ASICs and FPGAs using both random and directed simulation.
According to Expert I/O (Simi Valley, Calif.), the component, SATA PM/PS SVC, is constructed using a layered approach so that each layer interface can be used to speed up construction of directed tests. The SVC supports constrained randomization parameters throughout the layers to aid in coverage during randomized testing, according to the company.
(03/17/2006 1:55 PM EST)
SAN FRANCISCO — Design and verification service provider Expert I/O is now offering a system verification component (SVC) specifically designed for thorough verification of Serial ATA port multipliers, port selector ASICs and FPGAs using both random and directed simulation.
According to Expert I/O (Simi Valley, Calif.), the component, SATA PM/PS SVC, is constructed using a layered approach so that each layer interface can be used to speed up construction of directed tests. The SVC supports constrained randomization parameters throughout the layers to aid in coverage during randomized testing, according to the company.
To read the full article, click here
Related Semiconductor IP
- Verification IP for SATA
- SATA Verification IP
- SATA Synthesizable Transactor
- SATA HOST CONTROLLER IIP
- SATA 3.3 Verification IP
Related News
- Real Intent Joins OpenTitan as Tools Partner to Strengthen Open-Source Silicon Sign-Off and Verification
- Omnitrx introduces Omni500 Ethernet Evaluation Platform, Built on Comcores Expertise
- K-Micro Licenses CEVA'S 90nm 3.0Gbps Serial ATA Technology to Enable Topaz Sub-System for Storage Applications
- JMicron Technology Corp Develops Serial ATA II (3.0 Gpbs) PHY Core on UMC's 90nm G and 90nm SP Processes
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA