Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
PALO ALTO, Calif., March 26, 2024 -- Efabless Corporation, the creator platform for chips, has officially launched its 4th AI Generated Open-Source Silicon Design Challenge, themed "AI Wake Up Call!" The challenge aims to leverage generative AI to develop open-source hardware accelerators on the Caravel System-on-Chip (SoC) designed explicitly for Keyword Spotting (KWS) applications.
This contest emphasizes the integration of generative AI tools like chatGPT, Gemini, Claude, and Copilot with Efabless’ chipIgnite platform, targeting the creation of cutting-edge KWS accelerators. Participants are encouraged to optimize KWS machine learning models and audio feature extractors, such as MFCC, to enhance performance and energy efficiency within the Caravel SoC environment.
"We want to empower the open-source community to develop next-generation hardware with AI," said Mohamed Kassem, Efabless CTO. "This challenge is an exciting opportunity to explore the potential of generative AI for keyword spotting applications, making smart devices even more efficient."
Efabless is awarding up to $30,000 in chipIgnite silicon to the winners. The challenge will enable not only the fabrication of their designs but also provide public recognition and promotional support from Efabless. Moreover, every participant meeting the contest requirements will receive a development board featuring a chip from one of the winning projects, further encouraging innovation and exploration in the field.
The submission deadline is Thursday, May 23, 2024, at 11:59 pm PT. For more details on submission guidelines and contest rules, visit https://efabless.com/genai/challenges/4
About Efabless
Efabless offers a platform applying open source and community models to enable a global community of chip experts and non-experts to collaboratively design, share, prototype and commercialize special purpose chips. Nearly 1000 designs and 450 tapeouts have been executed on Efabless over the past two years. The company’s customers include startups, universities, and research institutions around the world.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- X-FAB and Efabless Announce Successful First Silicon of Raven, An Open-Source RISC-V Microcontroller
- Avalanche Technology and Efabless Partner for System-On-Chip Development using Google's Open-Source Program
- Efabless Reveals Winners of AI-Generated Silicon Design Challenge
- Efabless Design Challenge Winners Advance the Power of AI in Chip Design
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers