How EdgeQ Is Building India’s First Unified 5G + AI SoC
By Yashasvini Razdan, EETimes | October 21, 2025

When Vinay Ravuri founded EdgeQ in 2018, he dreamt of challenging the status quo in wireless infrastructure. A veteran from Qualcomm, Ravuri saw that the global wireless chip market was dominated by a handful of players, leaving little room for innovation. “I looked around and saw that when it came to wireless, there was one dominant company and then a few that I could count on my fingers,” he said. That scarcity, he realized, stemmed from the complicated web of information theory, algorithms, and chip design in wireless signal processing that had been traditionally confined within proprietary silos.
Ravuri recognized that RISC-V, the open-standard instruction set architecture, could catalyze change much like Linux had for software. “RISC-V opened up hardware development. We were among the first to recognize that this could reduce cost and time to market. Today, almost all machine learning companies use RISC-V,” he said. That insight became the foundation for EdgeQ, a startup now building a programmable chip platform that unites 5G and artificial intelligence (AI) workloads on a single System-on-Chip (SoC).
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related News
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Andes Technology Corp. Announces EdgeQ to Deliver Converged 5G and AI Silicon Platform with AndesCore RISC-V License for the 5G Open Radio Access Network
- EdgeQ Adds Former Qualcomm CEO Paul Jacobs & CTO Matt Grob as Advisors to Disrupt the Current Closed RAN Ecosystem with RISC-V based Highly Programmable 5G and AI Platform
- EdgeQ Closes $75M Series-B Investment and Ramps to Customers' Demand for Its Award-Winning 5G+AI Base Station-on-a-Chip for 5G Networks
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026