Digital Core Design will take part in the EU Gateway to Japan
March 14, 2005 - Brussels, Belgium and Bytom, Poland - Digital Core Design (DCD) , the Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, will take part in the EU Gateway to Japan - Information and Communication Technologies Trade Mission.
The whole program covers not only preparations and meetings prior the mission, events and business meetings in Japan, but also post-event activities and support in Japan and Europe, including use of facilities and support of JETRO (Japan External Trade Organization) in the form of Trade Tie-Up Promotion Program.
"We started exporting our IP cores to Japan last year, and right after establishing new business contacts we succeeded with projects for such prestigious customers like TOYOTA and SYSMEX. Taking part in the EU Gateway to Japan is viewed by DCD as a next step in our expansion in Asian markets. The promotion and business opportunities offered by European Commission together with Japanese organizations during the EU Gateway to Japan program allow us better understand the Japanese business culture and shorten the path and time to become a full beneficent from co-operation with Japanese companies, resulting in increasing substantially our business with Japan." - said Jacek Hanke, the President of DCD.
Digital Core Design has been keeping one of the leading positions in the Intellectual Property market as a design company of highest quality synthesizable VHDL & Verilog IP Cores for over five years. DCD's IPs are high performance and cost-effective cores that enhance flexibility and reduce time-to-market for companies in many sectors, including: communications, consumer electronics, security, military, medical, automotive and other industrial markets. DCD is an expert in designing the following IP cores:
- Microcontrollers/microprocessors
- Floating point and math functions coprocessors and units (IEEE-754 compliant),
- Bus interfaces and other peripheral cores.
- Getting a silicon proven complete IP solutions (core and debug system) from only one designer,
- Design risks elimination,
- Wide range of peripherals and full customization,
- Global sales network and professional service of experienced engineers.
The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold for over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, SAGEM AND GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP program of ALTERA, AllianceCORE of XILINX, LeverCore of LATTICE and IP Catalyst of SYNOPSYS. For more information about Digital Core Design and products, please visit www.dcd.pl
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers