CXL Adds Port Bundling to Quench AI Thirst
By Gary Hilson, EETimes | December 4, 2025
The evolution of the CXL protocol is being driven by the ever-increasing demands of AI—the latest update includes new features that satisfy memory-hungry GPUs.
CXL 4.0, released by the CXL Consortium, doubles bandwidth from 64GT/s to 128GT/s with no added latency to enable rapid data movement between CXL devices. In a briefing with EE Times, Anil Godbole, the consortium’s marketing working group chair, said the evolution of the specification reflects the move toward more memory intensive applications, heterogenous computing and disaggregation of memory from compute.
To read the full article, click here
Related Semiconductor IP
- CXL - Enables robust testing of CXL-based systems for performance and reliability
- CXL Verification IP
- CXL 4 Verification IP
- CXL 4.0/3.2/3/2 Verification IP
- CXL CONTROLLER IIP
Related News
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- ARM Appoints Anil Gupta as Managing Director, India Operations
- Altair Semiconductor to Bring its Leading LTE Chipset to MIPS-Based Android 4.0 "Ice Cream Sandwich" Tablets from Ingenic
- CEVA Extends Bluetooth Portfolio With Bluetooth 4.0 IP
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026