CXL Adds Port Bundling to Quench AI Thirst
By Gary Hilson, EETimes | December 4, 2025
The evolution of the CXL protocol is being driven by the ever-increasing demands of AI—the latest update includes new features that satisfy memory-hungry GPUs.
CXL 4.0, released by the CXL Consortium, doubles bandwidth from 64GT/s to 128GT/s with no added latency to enable rapid data movement between CXL devices. In a briefing with EE Times, Anil Godbole, the consortium’s marketing working group chair, said the evolution of the specification reflects the move toward more memory intensive applications, heterogenous computing and disaggregation of memory from compute.
To read the full article, click here
Related Semiconductor IP
- CXL 4 Verification IP
- VIP for Compute Express Link (CXL)
- CXL 3.0 Controller
- CXL Controller
- CXL 4.0/3.2/3/2 Verification IP
Related News
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- ARM Appoints Anil Gupta as Managing Director, India Operations
- INSIDE Secure Introduces Open NFC Stack for Google Android 4.0
- Altair Semiconductor to Bring its Leading LTE Chipset to MIPS-Based Android 4.0 "Ice Cream Sandwich" Tablets from Ingenic
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release