CoreHW releases IP library with over 200 IP
December 6, 2018 -- We are proud to release CoreHW IP library with over 200 silicon verified IP. Silicon proven solutions allow fast end-product development and implementation. The IP library gives a comprehensive look to our IP range and makes it easier and faster for you to start your ASIC design process.
The IP listed in the library are developed with several Silicon Foundries for various process nodes, for example: 22nm FDX, 40 nm CMOS, 130nm RFSOI and 180nm CMOS. Silicon IP include solutions for imaging, Bluetooth and IoT, WiFi, among other various application areas.
We offer several licensing model options: white box or black box, single use – multi use. We also offer support in IP integration and customization.
Examples of our IP solutions include:
- CorePLL, High Performance 6GHz synthesizer, Synthesizer for LTE Carrier Aggregation systems
- High Resolution 16b SAR ADC for imaging solution
- RF Front End for Bluetooth and IOT solutions
- Receiver for WiFi Front-End
- High Efficiency DCDC system for Power management ICs
- Tunable regulators, Band Gap references, Operational amplifiers, comparators, Level shifters, and Digital control and Interface IP
Full IP library is available at www.corehw.com/IP
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related News
- IntegrIT's Math Library Now Available for Tensilica's HiFi Audio DSPs
- ARM Extends Software Interface Standard with DSP Library
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026