Certus Semiconductor Partners with Pragma Design for Embedded ESD Detection Technology
August 16, 2023 -- Certus Semiconductor is delighted to announce a strategic collaboration with Pragma Design, a distinguished name in innovative electronic design solutions. This partnership marks a significant leap forward in advancing Embedded Electrostatic Discharge (ESD) Detection Technology.
Embedded ESD Detection Technology Overview:
Embedded ESD Detection Technology holds paramount importance in fortifying electronic devices against Electrostatic Discharge, a latent and critical hazard to contemporary electronics. Our collaboration with Pragma Design's ESD Analysis Tool (PEAT) is focused on seamlessly integrating state-of-the-art ESD detection capabilities directly into semiconductor chips. This integration facilitates real-time monitoring and proactive defense against potential ESD incidents, thus safeguarding the integrity of electronic systems.
Wearable devices, especially in the medical field, are particularly vulnerable to ESD events. Now, more than ever, an ESD event can cause life-threatening disruptions in a system. This partnership aims to assist devices (and their wearers) in recovering gracefully from such incidents.
Rationale Behind the Partnership:
Certus Semiconductor is dedicated to innovation and continuous improvement in chip-level IO cell performance. Pragma Design's expertise in system-level design and analysis and their disruptive technological advancement of PEAT technology align perfectly with our goal of helping semiconductor suppliers deliver robust, cost-effective, and high-performance solutions.
Advantages of Embedded ESD Detection:
- Preventive Safeguarding: Real-time monitoring empowers devices to promptly enact protective measures upon detecting an ESD event, mitigating operational disruptions.
- Enhanced Reliability: Implementing embedded ESD detection technology significantly reduces the risk of ESD-induced failures, thereby increasing device reliability and lifespan.
- Real Sustainability: An ESD failure of a 2-cent component triggers downtime and replacement costs. It also results in an often overlooked doubling of the pollution footprint generated by manufacturing and shipping an entire replacement system.
- Economical Viability: By averting ESD-related setbacks, manufacturers can reduce costly warranty claims, mitigate injury risks, and eliminate the need for product recalls.
The Road Ahead:
Pragma and Certus are combining our system-level and chip-level ESD IP and expertise to develop a comprehensive suite of embedded ESD detection solutions. Expect upcoming updates on our progress and breakthrough innovations arising from this synergy.
We are forging a more reliable and sustainable technological future as we adapt this ESD detection technology for real-world production beyond academic exploration.
Related Semiconductor IP
- 6.5V ESD Clamp in 180nm Technology
- ESD diode and Clamps for 90nm TSMC G/GT/LP
- Stand alone ESD diode for TSMC .13u Foundry Process
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
Related News
- Certus Semiconductor adopts AI-powered Solido to accelerate IO library, analog IP and ESD development
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q2 2025
Latest News
- SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation
- ICTK Partners with Jiran Security to Drive Post-Quantum Cryptography (PQC) Migration
- S2C Named Andes Technology’s 2026 Partner of the Year
- BrainChip Launches AKD1500 PCIe Card For Edge AI Evaluation Everywhere
- TDK-Micronas adopts Aniah’s AI-powered OneCheck® platform to advance automotive semiconductor development