Cadence-Mentor deal makes sense, says analyst
Mark LaPedus, EE Times
(06/18/2008 12:14 PM EDT)
SAN JOSE, Calif. -- It's only a matter of time before Cadence Design Systems Inc. buys Mentor Graphics Corp., according to an analyst.
And Cadence should buy Mentor--and for good reason: the troubled EDA company needs to beef up its design-for-manufacturing (DFM) offerings, said Raj Seth, an analyst with SG Cowen Securities Inc. (New York), in a new report.
As reported, Cadence made a bid to acquire Mentor. But Cadence's $1.6 billion offer for rival Mentor Graphics is seen as too low by Mentor's management, which also said it is concerned regulators might scuttle the transaction for antitrust reasons.
Analysts see the handwriting on the wall for Mentor, despite its resistance in the surprising Cadence bid. ''In our view-- especially with a Mentor board meeting around the corner--it will be difficult for Mentor management to fend off Cadence, especially if Cadence has some capacity to increase the bid,'' Seth said in the report.
(06/18/2008 12:14 PM EDT)
SAN JOSE, Calif. -- It's only a matter of time before Cadence Design Systems Inc. buys Mentor Graphics Corp., according to an analyst.
And Cadence should buy Mentor--and for good reason: the troubled EDA company needs to beef up its design-for-manufacturing (DFM) offerings, said Raj Seth, an analyst with SG Cowen Securities Inc. (New York), in a new report.
As reported, Cadence made a bid to acquire Mentor. But Cadence's $1.6 billion offer for rival Mentor Graphics is seen as too low by Mentor's management, which also said it is concerned regulators might scuttle the transaction for antitrust reasons.
Analysts see the handwriting on the wall for Mentor, despite its resistance in the surprising Cadence bid. ''In our view-- especially with a Mentor board meeting around the corner--it will be difficult for Mentor management to fend off Cadence, especially if Cadence has some capacity to increase the bid,'' Seth said in the report.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Synopsys Plans Appeal in Mentor v. EVE
- Mentor Graphics Wins Patent Infringement Case, Awarded Damages
- Mentor Graphics Announces New Verification IP for PCIe 4.0
- Mentor Graphics Acquires Flexras Technologies
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers