Averant ups static functional verification
Averant ups static functional verification
By Richard Goering, EE Times
October 16, 2001 (2:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011016S0082
SUNNYVALE, Calif. Averant Inc. has released Solidify version 2.5, which the company says expands its static functional verification tool. It adds a library of customizable automatic checks, advanced source-code debugging and hierarchical functional verification. A library of standard design checks generates thousands of Solidify properties to find the most common static errors. Checks look for stuck-at faults, deadlocked states and values, floating bus and bus contention, set-reset problems, dead code and other unwanted conditions. Interactive source-code debugging links specific HDL statements to the conditions that cause a property to fail. Averant's Solidify produces values for the significant variables and clock cycles spanned by the failing property. The new version is available now on Windows, Linux and Solaris platforms with a list price of $40,000.
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- Averant ups static functional verification
- Real Intent Expands ISO 26262 Functional Safety Compliance for Static Sign-Off Products
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices