EDA Startup Rises From Ashes of ATopTech
Dylan McGrath, EETimes
6/29/2018 00:01 AM EDT
SAN FRANCISCO — A startup, formed from the auctioned assets of ATopTech, showed up at the Design Automation Conference (DAC) here this week open for business and with two well-respected EDA veterans newly added to its leadership team.
Avatar Integrated Systems features substantially all of the technology of ATopTech, including the popular Aprisa and Apogee place-and-route tools used by a number of chip companies. The company also features most of the former employees of ATopTech — including ATopTech co-founder and chief architect Ping San Tzeng — as well as former Cadence Design Systems executives Chi-Ping Hsu and Charlie Huang.
ATopTech filed for bankruptcy last year and put its assets up for sale after losing a long-running legal battle with No. 1 EDA vendor Synopsys. ATopTech’s assets were quietly scooped up in bankruptcy court by Avatar’s Chairman, Jingyuan Han, a Hong Kong businessman and steel magnate who has been listed by Forbes magazine as the 136th richest person in China.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- Avatar Integrated Systems Physical Implementation Tool Certified on TSMC 7nm FinFET Process
- Siemens extends collaboration with TSMC to advance integrated circuit and systems design
- Extreme DA and ATopTech Announce Partnership for Timing Sign-off Closure
- Jury Finds in Favor of Synopsys in ATopTech Copyright Infringement Case
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices