ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
Santa Clara, Calif. -- December 18, 2006
-- ASIC Architect, Inc. today announced the availability of Configurable AMBA3 AXI Bridge IP for its PCI Express Controller Cores. This solution will enable SoC designers to plug-in PCI Express Controller Core into AMBA3 AXI system bus, and mitigate the implementation risk and time-to-market challenges.
ASIC Architect is a high-speed controller solutions company. The company's portfolio of high end products includes PCI Express, DDR and SATA controller cores. The cores provide solutions targeted for wireless, consumer, telecommunication and networking markets.
"AMBA3 AXI Bridge Intellectual Property for PCI Express Controller Core is the newest addition to the family of proven intellectual property products. Similar to our other products, this solution is very well architected for bridging solution to meet the high speed requirement of connecting AMBA3 AXI to PCI Express bus," says Kishore Mishra, President and CEO of ASIC Architect, Inc. "The architecture, among other things, considers several critical areas of System-on-Chip design that includes power management, clocking, reset scheme, and interrupt handling. This clearly demonstrates the company's commitment to bring in state-of-the-art ASIC/SoC solutions to the industry."
ASIC Architect's AMBA3 AXI to PCI Express Bridge solution is a tightly integrated solution to connect AMBA3 AXI to PCI Express Controller Cores. This is a configurable, high performance and scalable solution that provides user choices of data-path width and other performance enhancement configurations.
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores - PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC/SoC.
Additional information about ASIC Architect, Inc is available at http://www.asic-architectinc.com
Related Semiconductor IP
- SPI Slave To AXI Bridge IIP
- MIPI SPMI Slave AXI Bridge IIP
- MIPI I3C Slave To AXI Bridge IIP
- JTAG Slave To AXI Bridge IIP
- I2C Slave To AXI Bridge IIP
Related News
- ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
- Avery Design Systems PCI Express VIP Enables eTopus SerDes IP and Next-Generation ASIC and Chiplet applications to Achieve Compliance and High-Speed Connectivity
- Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
- Synopsys' New Designware Bridge IP for PCI Express to AMBA 3 AXI Connects Two High-Performance Domains
Latest News
- Top 10 Global Fabless IC Design Houses Post 73% YoY Revenue Growth in 2Q26; AMD Breaks into Top Three
- Arasan furthers MIPI I3C® compliance with its participation at the I3C® interop in Taipei
- TSMC August 2026 Revenue Report
- Qualitas Semiconductor Signs MIPI IP Integrated Solution Licensing Agreement with CoAsia SEMI
- Alliance for Open Media Members Showcase AV2 Ecosystem Developments at IBC 2026