Ashling Microsystems extends debug support to cater for HiPerSmart, the recently announced 32-bit smart computing platform from Philips Semiconductors
Ashling Microsystems extends debug support to cater for HiPerSmart, the recently announced 32-bit smart computing platform from Philips Semiconductors.
Limerick, Janurary 17, 2001- Ashling Microsystems Limited, in co-operation with Philips Semiconductors, announce debug support for the new 32-bit HiPerSmart computing platform from Philips Semiconductors. HiPerSmart is based on the SmartMIPSTM architecture from MIPS Technology International, and offers enhanced memory and security features for high volume multi-application cards for banking, e-business and 3G wireless applications.
Ashling will provide a complete development environment for the HiPerSmart family, offering an integrated hardware and software package, consisting of an IDE, Compiler, Debugger, Simulator and Hardware Emulators supporting both Run-time Control and Real-Time Trace. The development environment will be available in Q2 of 2002.
About Ashling Microsystems:
Ashling Microsystems Limited (founded in 1985) designs and manufactures Microprocessor Development Systems, Smart Card Development Tools, Source Level Debug Systems and Software Quality Assurance Tools. Ashling headquarters are in Limerick, Ireland. The company has wholly owned sales and technical support subsidiaries in the United Kingdom, France, the USA and distributors throughout the world.
Product Information Contact:
Margaret Nolan
Ashling Microsystems
National Technological Park
Limerick
IrelandTel: +353-61-334466
Fax: +353-61-334477
Email: Margaret.Nolan@ashling.com
Editorial Contact:
Jan Beekman
Ashling Microsystems
National Technological Park
Limerick
IrelandTel: +353-61-334466
Fax: +353-61-334477
Email: jan.beekman@ashling.com
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Ashling Microsystems Announces New High Performance Debug and Trace Probe for ARM devices
- Ashling Announces RiscFree™ Debug and Trace Support for Tenstorrent TT-Ascalon™ RISC-V CPUs
- Philips Semiconductors extends smart card IC portfolio with HiPerSmart, a powerful 32-bit smart computing platform
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers