Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
RISC-V’s advantages—customizability, scalability, and cost-effectiveness—make it a strong competitor to Arm.
By Emily Newton, EETimes Europe (December 24, 2024)
Could the fifth generation of reduced instruction set computing (RISC) dethrone the long-established advanced RISC machine (Arm) and x86 architectures? While the discussion about Arm versus RISC-V is hotly debated, the benefits of this open standard cannot be overlooked. How soon could it achieve market dominance?
RISC-V is poised to reshape the chip landscape
RISC-V is rapidly gaining momentum. If current trends continue, it may surpass long-standing proprietary architectures like x86 and Arm. Some trendsetters have already embraced the latest instruction set architecture (ISA).
For instance, Nvidia’s existing graphics processing units are managed by up to 40 custom RISC-V cores developed in-house, depending on complexity. The company began transitioning away from proprietary microcontrollers in 2015, just five years after the open-standard ISA was introduced. Industry giants such as Google, Qualcomm, and Samsung have made similar moves.
For decades, proprietary ISAs have arguably stifled R&D progress. One of RISC-V’s advantages is that it facilitates collaborative solutions and encourages cost-effective experimentation, which in turn fosters innovation. Organizations no longer have to be held back by proprietary chip designers’ slow-moving product roadmaps.
A change like this would have enormous implications for global chip fabrication capacity and supply. For instance, according to the European Strategy and Policy Analysis System, it could propel the EU’s share of global chip revenue, which dropped from about 20% in the 1990s to less than 10% in the 2020s.
Why is RISC-V gaining significant momentum?
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- Arm vs. RISC-V: Same DNA, Different Flight Paths
- Third day for Arm vs Qualcomm trial
- Arm vs. Qualcomm: The Legal Tussle Continues
- IAR platform boosts embedded development with upgraded toolchains for Arm and RISC-V
Latest News
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA
- Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
- Sirius Wireless Launches Drone RF Transceiver IP to Address Growing Global Demand for UAV Communication Chips
- Realtek Joins OpenTitan Coalition to Develop Discrete Hardware Root of Trust Devices