ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
By Semiconductor Business News
December 10, 2001 (4:21 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011210S0063
CAMBRIDGE, England -- ARM Ltd. and Improv Systems Inc. today announced plans to collaborate in development of a configurable digital signal processor (DSP) core, which will be available for licensing and optimized for use on ARM's AMBA Multi-layer AHB on-chip interconnect bus. The project will allow system-on-chip developers to quickly link Improv's Jazz DSP technology with ARM's RISC microprocessors, said the two companies, which are extending their collaboration. A co-simulation system is also being developed to allow developers to verify hardware and software working together on an integrated platform. ARM here and Improv in Beverly, Mass., had earlier cooperated in creating the AHB specification and a reference platform for voice-over-packet designs. The Multi-layer AHB is a key advancement in the capabilities of AMBA interconnect, providing a solution that reduces latencies and increases the bus bandwidth available to multi-master syst ems, said officials with the two companies. "Improv and ARM have already demonstrated the benefits of combining our technologies on an SoC platform," said Cary Ussery, president and CEO of the Massachusetts company. "This integration will provide designers an even more efficient and flexible way to leverage our configurable methodology into AMBA interconnect-based designs." The work on a joint-verification environment will link the ARM and Improv simulation and debugging capabilities. Verifying actual software on the hardware design prior to prototype will increase the confidence that the system will operate as expected when manufactured, said the two companies. The AMBA Multi-layer AHB support and co-verification environment will be available from Improv during the first half of 2002.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- Improv Jazzes up DSP core for ARM on-chip bus
- VisualSim Antenna System Designer enables simulation of Antenna and Communication Systems
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
- MulticoreWare collaborates with Arm to optimize and advance x265 video encoding on AWS Graviton4
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA