ARM, Denali, Intel, Rambus, Samsung, and Synopsys Collaborate on DDR PHY Interface Specification for DDR-DRAM Memory System Design
September 28, 2006 -- The specification is being developed by expert contributors from recognized leaders in the semiconductor, IP and electronic design automation (EDA) industries, including: ARM, Denali, Intel, Rambus, Samsung, and Synopsys.
The DDR PHY Interface (DFI) specification defines an interface protocol between memory controller logic and PHY interfaces, with a goal of reducing integration costs while enabling performance and data throughput efficiency. The protocol defines the signals, timing, and functionality required for efficient communication across the interface. The specification is designed to be used by developers of both memory controllers and PHY designs, but does not place any restrictions on the how the memory controller interfaces to the system design, or how the PHY interfaces to the DRAM devices.
Specification available for download now at: http://www.ddr-phy.org/
Related Semiconductor IP
- Memory Simulation & Verification Platform
- PQC HW/SW IP Core
- PQC Co-Proc IP Core
- Poly IP Core
- Keccak IP Core
Related News
- DDR PHY Interface Specification to be Unveiled Next Week at MemCon
- Denali DDR Controller IP Product Enables Mobileye's Next-Generation Automotive Technology
- Denali DDR IP Product Surpasses 200 Design Wins
- Next-Generation FlowThrough Security Processors Successfully Employs Denali DDR Controller IP
Latest News
- MEMTECH announces MemVerify-LPDDR5x memory simulation & verification platform
- Analog Bits Expands Global Engineering Footprint with New Design Center in Dongtan, South Korea
- ChipAgents Helps Whalechip Cut Semiconductor Root Cause Analysis from Days to Minutes
- European Processor Initiative Successfully Concluded
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall