Arm Flexes Muscle in AI and HPC at MWC
Arm hints at silicon ambitions amidst geopolitical crosswinds
By Pablo Valerio, EETimes | March 10, 2025

Barcelona—The Mobile World Congress (MWC) in Barcelona, typically a showcase for the latest smartphones and connectivity, played host this year to the seismic shifts reshaping the semiconductor industry, including Arm’s rise in AI and high-performance computing (HPC).
EE Times sat down with Mohamed Awad, SVP/GM of Infrastructure Business at Arm, the chip architecture powerhouse, and, in another interview, with Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC).
Set against a backdrop of rapid advancements in artificial intelligence and persistent global uncertainties, the conversations offered a compelling glimpse into Arm’s burgeoning role in AI, data center, and HPC. Awad also commented on the prospect of the company designing its own chips and the delicate balancing act it performs in the face of geopolitical complexities.
Meanwhile, Cervero highlighted the growing adoption of open source architecture for silicon design as an alternative to closed design systems.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related News
- SEMIFIVE joins Arm Total Design with plans to develop Arm Neoverse-powered HPC Platform
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- VIA NEXT Joins Arm Total Design Ecosystem to Accelerate Next-Generation AI and HPC Innovations
Latest News
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark
- BrainChip Unveils Communication Reference Platform, Fueling Signal Intelligence at the Edge