Arbe Launches Automotive Grade Imaging Radar Processor Chip
By Nitin Dahad, EETimes (May 1, 2020)
Israeli startup Arbe, which has raised $55 million to date to develop a 4D imaging radar chipset, has today announced exclusively through EE Times that it has now launched its imaging radar processor chip as part of the chipset.
The company said this is the first automotive grade (AEC-Q100) dedicated imaging radar processing chip. The patented chip is capable of processing the raw data generated by 48 receiving channels and 48 transmitting channels, generating 30 frames per second, meeting automotive power constraints. This, it said, is higher than has ever been achieved on an automotive radar processing chip, while doing so in an “efficient and cost-effective manner”.
To read the full article, click here
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Arteris IP FlexNoC Interconnect Licensed by Arbe Robotics for Automotive Imaging Radar Chipset
- Arbe Robotics Selects GLOBALFOUNDRIES for its High-Resolution Imaging Radar to Enable Safety for Autonomous Cars
- Arbe Robotics Selects Synopsys' IP to Enable its High-Resolution Imaging Radar to Achieve the Highest Automotive Safety Level for Autonomous Vehicles
- EnSilica's RADAR Imaging Co-processor addresses problem of automotive data overload to accelerate development of self-drive cars
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology