Analog EDA tool supports reconfigurable arrays
By Richard Goering, EE Times
July 14, 2003 (8:40 p.m. EST)
SANTA CRUZ, Calif. — A new free version of a programmable analog EDA tool from Anadigm, provider of field programmable analog arrays (FPAAs), lets designers construct circuits that can be dynamically reconfigured by a microprocessor. AnadigmDesigner2 version 2.3 also adds more support for the configurable analog modules (CAMs) used to build FPAAs.
Anadigm describes FPAAs as reconfigurable analog ICs that can adapt to different functions, adjust to different environmental conditions, or compensate for sensor degradation. AnadigmDesigner2 lets designers construct circuits using pre-qualified, drag-and-drop parameterized CAMs.
AnadigmDesigner2 v2.3 automates the construction of complex filters and PID controllers. It also adds three new CAM functions — a transimpedance amplifier, a gain limiter stage and a gain switch.
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
Latest News
- BrainChip Partners with Celus to Bring Its Neuromorphic Edge AI Processor to the CELUS Design Platform
- Ambiq and ChipAgents Collaborate to Advance Agentic AI for Semiconductor Engineering
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures
- CEA-Leti Looks Beyond SRAM and DRAM as AI Reshapes the Memory Roadmap
- Arteris Deployed by Speedata for Data Center Compute