Adapteva close to sampling 28-nm, 64-core coprocessor
Peter Clarke, EETimes
3/18/2012 7:54 AM EDT
The Epiphany architecture is designed to operate as an accelerator for DSP tasks such as speech recognition and image processing. The company has started out in specialized applications such as military, engineering services and financial markets, but is now looking to move into mobile applications.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Adapteva Announces 28nm 64-Core Epiphany-IV Microprocessor Chip
- Adapteva Uses Magma's RTL-to-GDSII Flow to Tape Out a 28-nm 64-Core Microprocessor Chip
- Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size
- Adapteva Scalable IP to Transform Multicore Computing Landscape
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release