Adapteva close to sampling 28-nm, 64-core coprocessor
Peter Clarke, EETimes
3/18/2012 7:54 AM EDT
The Epiphany architecture is designed to operate as an accelerator for DSP tasks such as speech recognition and image processing. The company has started out in specialized applications such as military, engineering services and financial markets, but is now looking to move into mobile applications.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Adapteva Announces 28nm 64-Core Epiphany-IV Microprocessor Chip
- Adapteva Uses Magma's RTL-to-GDSII Flow to Tape Out a 28-nm 64-Core Microprocessor Chip
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’