Adapteva close to sampling 28-nm, 64-core coprocessor
Peter Clarke, EETimes
3/18/2012 7:54 AM EDT
The Epiphany architecture is designed to operate as an accelerator for DSP tasks such as speech recognition and image processing. The company has started out in specialized applications such as military, engineering services and financial markets, but is now looking to move into mobile applications.
To read the full article, click here
Related Semiconductor IP
- Time-Sensitive Networking (TSN) End Point DO-254 IP Core
- TSMC 22nm 1.0V, 1.2V & 1.8V GPIO
- AES-GMAC IP core
- PCM/FM Demodulator
- EXD-8-256 GPU
Related News
- Adapteva Announces 28nm 64-Core Epiphany-IV Microprocessor Chip
- Adapteva Uses Magma's RTL-to-GDSII Flow to Tape Out a 28-nm 64-Core Microprocessor Chip
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size
Latest News
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- aiMotive and Cadence Demonstrate Layer-by-Layer Workload Placement Across Independent AI Engines
- Alchip collaborates with Synopsys to Address Scale Up and Out Bandwidth Constraints
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- Siemens and TSMC advance AI-powered semiconductor design automation