Silicon Infusion Announces 3-Layer ISDB-T Demodulator
Ocotober 3, 2011 -- The Zaltys 3-Layer ISDB-T High Performance Demodulator (ISDBT-D) core is now available from Silicon Infusion. It integrates a high performance COFDM demodulation engine, and a fully compliant deframer, to give a complete and flexible ISDB-T demodulation solution. Optional data capture and bit error rate test features make this product ideally suited for use in demanding infrastructure monitoring and test applications.
According to Gianni Nannetti, Managing Director of Silicon Infusion - "This new product is the result of many customer requests that we provide a demodulation solution for ISDB-T, to complement our existing modulator core. This new core means that Silicon Infusion can now offer our customers a complete ISDB-T transmission and reception portfolio, allowing them to source all their needs under one roof". The ISDB-T demodulator core has been undergoing comprehensive testing over the last few months, which it passed with flying colours. Gianni Nannetti added "Our ISDB-T demodulator is already being integrated into designs, and we are looking forward to seeing innovative new products in the market with this core at its heart".
Related Semiconductor IP
Related News
- Zaltys ISDB-T Demodulator Core brings Digital Broadcast BER Testing Capability to Anritsu Spectrum Master and Cell Master Handheld Analyzers
- Sarnoff ClearLoc(TM) VSB/QAM Demodulator Adds Digital/HDTV, Cable Capabilities To Receivers
- Silicon Hive, a semiconductor IP supplier in the Philips Technology Incubator, Demonstrates World's First Fully Programmable Digital TV Demodulator IP Core
- Tower Semiconductor Begins Production of Zoran's Demodulator Chip for Digital Broadcast Televisions and Set-Top Boxes
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA