Vision Explosion Requires Mobile Architecture Rethink
CEVA's Eran Briman examines the explosion in vision processing and why it requires a rethink of mobile and embedded processing architectures if the future 'connected vision' paradigm is to be fully realized.
One of the ironies of upcoming Mobile World Congress in Barcelona is that the handset itself may seem to get overlooked, despite the start of a revolution in mobile imaging and intelligent vision processing that will forever change how handsets are perceived by users, and architected by designers.
True to MWC’s promise, the lights will shine brightly on keynotes and sessions dedicated to 5G networks, e-commerce, mobile content, gaming, wearables, user security and privacy, NFC, money-making opportunities, and thousands of unique and novel Apps.
Despite the high-level dealings, a clear shout out is given on Wednesday at 2 pm to “The Explosion of Imaging,” and what an explosion it is. The short hour dedicated to the topic, and its intent to cover everything from the impact of photography on device design to services as well as photo privacy issues over networks, is ambitious, to say the least. Still, it does call attention to what is a major trend that has already impacted smartphone architecture and design.
To read the full article, click here
Related Semiconductor IP
- Open RAN Platform for Base Station and Radio
- Scalable 5G modem platform
- Scalable Edge NPU IP for Generative AI
- AI SDK for Ceva-NeuPro NPUs
- High-accuracy Sensor Fusion
Related Blogs
- Could "Less than Moore" be better to support Mobile segment explosion?
- A New Era Needs a New Architecture: The Tensilica Vision Q6 DSP
- Why AI Requires a New Chip Architecture
- Why Vision LLMs Force A Rethink Of Edge AI Hardware
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects