The Future of High-Speed SerDes
January 12, 2016
David Axelrad, product marketing manager, SerDes IP, presents Cadence's position prior to the High Speed I/O IP panel discussion at the GSA IP Working Group meeting on Thursday, 22 October, 2015.
You can see his introductory presentation below, where he address major trends in high-speed SerDes:
- Speeds reaching 112Gbps
- Battery life, power consumption scales with data rate
- Consolidation of connectors
Related Semiconductor IP
- SerDes
- 1.25G - 12.5G SERDES
- Multiprotocol SerDes PMA
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related Blogs
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- Building the Future of AI on Intelligent Accelerators
- Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design
Latest Blogs
- Implementing I3C Host Controller support in the open source I3C Core
- SystemLens Gives System Engineers Real-Time Visibility Into Hidden Silicon Issues Under Functional Tests
- As Vehicles Become Data Centers: Why Interface IP Integration Matters in SoC Design
- Implementing a multi-stage secure boot chain on an Efinix Titanium Ti375
- Last-Level Caches Matter Even More in the HBM Era