The Future of High-Speed SerDes
January 12, 2016
David Axelrad, product marketing manager, SerDes IP, presents Cadence's position prior to the High Speed I/O IP panel discussion at the GSA IP Working Group meeting on Thursday, 22 October, 2015.
You can see his introductory presentation below, where he address major trends in high-speed SerDes:
- Speeds reaching 112Gbps
- Battery life, power consumption scales with data rate
- Consolidation of connectors
Related Semiconductor IP
- SerDes
- 1.25G - 12.5G SERDES
- Multiprotocol SerDes PMA
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related Blogs
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- Building the Future of AI on Intelligent Accelerators
- Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
Latest Blogs
- SerDes, Ethernet and the silicon that connects them: Why SerDes for high-bandwidth sensors?
- Beyond NVLink’s Rack: Meta and Panmnesia Bring CXL-Based Tight Coupling to the Whole Datacenter
- AI-Driven Development: Why Verification Matters More Than Ever
- Why schematic-correct designs fail at advanced nodes
- How Agentic AI Turns IC Engineers into Architects