Memory Standards and the Future
March 31, 2016
I sat down and talked with Amjad Qureshi recently He is vice president of research and development for the DDR PHY and controller IP. My first assumption, that he joined Cadence with the Denali acquisition, turned out to be wrong. But he does have a 25+ year long history of industry experience in IP, semiconductor, and electronics companies such as Samsung, IBM, Dell, Adaptive Chips, and Cradle Technologies. Most recently he was at ARC, which was acquired by Virage, but he left and joined Cadence before the acquisition of Virage itself. He has been at Cadence for seven years.
To read the full article, click here
Related Semiconductor IP
- DDR Controller
- SDRAM DDR Controller
- DDR Controller IIP
- DDR Controller supporting DDR5 with Advanced Features Package
- DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package
Related Blogs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA