CEVA creating a wearable IP platform
July 28, 2014
Processor and GPU cores usually get the limelight, driven by the ARM and Imagination machines occupying the center square of most SoC designs. CEVA has quietly been assembling DSP IP in most of the squares around the edge, and may have just reached critical mass for wearables and IoT devices.
There was plenty of coverage on the recent RivieraWaves acquisition, turning a foothold in Bluetooth into a solid block of squares with world-class Wi-Fi and Bluetooth LE IP. Looking at the CEVA offering now, what they have done with DSP-based IP around the CPU, GPU, camera, and display is impressive
To read the full article, click here
Related Semiconductor IP
- Open RAN Platform for Base Station and Radio
- Scalable 5G modem platform
- Scalable Edge NPU IP for Generative AI
- AI SDK for Ceva-NeuPro NPUs
- High-accuracy Sensor Fusion
Related Blogs
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
- NPU IP Architecture Shaped Through Software Insights and Use-Case Analysis
- Partitioning Strategies to Optimize AI Inference for Multi-Core Platforms
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects