What Will 2012 Bring The Semiconductor Ecosystem?
December 19, 2011
During my annual holiday meal with one of my favorite EDA icons some rather bold predictions were made. On his side it was more of what he would LIKE to see happen, on my side it was more of what will HAVE to happen for the semiconductor ecosystem to thrive in the coming years.
Mike Gianfagna (Viva Italia!) spent 15+ years with RCA/GE Semiconductor Division before going to the dark side (EDA). I worked for Mike at Zycad, after that he was a VP at Cadence then eSilicon, CEO at Aprio, and now VP at Atrenta. Mike knows semiconductor design and manufacturing, believe it. Mike also knows wine, is a great visionary, and an excellent lunch date (he paid)!
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Fabless Semiconductor Ecosystem Update 2012
- Intel Versus the Fabless Semiconductor Ecosystem!
- Intel Invests in the Fabless Semiconductor Ecosystem!
- Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing