EVE to Showcase ZeBu-Server During IP-SoC 2010 in Grenoble
Will Highlight Emulation Platform’s Flexible, Scalable Support, Debugging Tools for Hardware/Software Co-Verification for SoC Design
SAN JOSE, CALIF. --November 23, 2010 -- EVE, the leader in hardware/software co-verification will exhibit at IP-SoC 2010 in Booth #12 on Tuesday, November 30,-Wednesday, December 1 in Grenoble, France.
EVE will showcase its ZeBu-Server fast emulation platform and its flexible and scalable support for hardware verification, software development, and hardware/software co-verification for system-on-chip (SoC) designs. ZeBu-Server comes equipped with a wide array of tools that enables debugging at multiple levels of abstraction, supporting unbound nets and registers access and unlimited waveform dumping depth.
For information on EVE and its hardware/software co-verification platforms, visit: www.eve-team.com.
Details on IP-SoC 2010 can be found at: http://www.design-reuse.com/ipsoc2010/
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at nine of the top 10 semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs. Follow EVE on Twitter at www.twitter.com/EVETEAM. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: www.eve-team.com.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Grenoble 2017
- MIPS Technologies Awarded Best IP Title at IP Conference in Grenoble
- Imagination Technologies Wins a Best IP/SoC Prize 2002
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects