Xelic Announces China Sales Representative
August 6, 2012 – Xelic, a leading provider of Optical Transport Networking (OTN) intellectual property is pleased to announce that Pinnacle Design Systems, Ltd. is now representing them in the Greater China region.
With offices in Shanghai, Pinnacle Design Systems is a focused channel partner bringing leading edge IP and IP-related technologies to the Greater China region. Pinnacle specializes in introducing best-in-class interface, fabric and analog IP to the high-growth Greater China SoC market place.
“We are very excited to have Pinnacle representing Xelic in China” said Mark Gibson, founding partner at Xelic. “The communications market in China is growing rapidly. We believe our broad product offering will be very well received”.
Xelic offers standards based intellectual property products which include OTN framers, mappers, multiplexers, ethernet processors, Forward Error Correction (FEC) and Enhanced FEC (EFEC) solutions. Xelic IP can be targeted for both ASIC and FPGA applications and supports line rates up to 120Gb/s.
Current and potential customers can contact Pinnacle Design Systems at:
Pinnacle Design Systems, Ltd
Rm 2043, 20/F Catic Building,
212 Jiangning Rd, Jing'an District
Shanghai, China 200041
Tel: +86-2122306756
Email: sales@pinnacle-ipcores.com
To learn more about Xelic’s IP products visit www.xelic.com, Email information@xelic.com or call 585-383-5640.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- SmartDV Appoints HyperSilicon Exclusive Sales Representative in China
- Vidatronic Appoints Jiangsu JITRI Intelligent Integrated Circuit Design as Its Representative for China
- Avant Technology Appointed as Sales Representative in Asia for EnSilica's eSi-Crypto IP
- Micon Global Selected as Sales Representative for Blue Cheetah Analog Design
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs