Altera Devices Offer Full Support of XAUI Protocol With 10-Gigabit Ethernet Reference Design
Stratix II GX FPGA 10GbE Solution Successfully Passes University of New Hampshire Interoperability Laboratory Validation Tests
San Jose, Calif. -- September 15, 2008 -- Addressing the demands of broadband networking and telecommunication applications, Altera Corporation (NASDAQ: ALTR) today announced the availability of a 10-gigabit Ethernet (10GbE) reference design targeting designers using the XAUI communications protocol. Line cards and system controllers used within network routers, enterprise and metro Ethernet switches, and storage switches can leverage Altera’s Arria® and Stratix® series of FPGAs to connect reliably to 10GbE backplanes or networks. Altera’s 10GbE solution is IEEE 802.3ae standard compliant and successfully passed the University of New Hampshire Interoperability Lab (UNH-IOL) 10GbE tests.
“Performing testing at the UNH-IOL helps to ensure interoperability with other 10GbE devices and equipment,” said Jeff Lapak, 10-gigabit Ethernet consortium manager, UNH-IOL. “We worked closely with Altera to test the Stratix II GX FPGAs and their conformance to the standard as well as their interoperability with existing 10-Gbps Ethernet devices.”
Altera’s 10GbE reference design is a highly reliable and flexible solution, providing all MAC, PCS and PMA functions. In addition to being compliant to the IEEE 802.3ae 10GbE standard, Stratix II GX FPGAs successfully passed all the pertinent UNH 10GbE hardware tests, including Clauses 4 (MAC), 31 (Flow Control), 46 (RS), 47 (XAUI), 48 (10GBASE-X PCS), Clause 54 (CX4), XAUI interoperability tests, and optical module interoperability tests with various optical X2 modules. The reference design was verified in simulation and hardware tested in Altera’s PCI Express Development Kit, Stratix II GX Edition with industry-standard 10GbE test equipment and CX4 and X2 adapters.
Altera’s 10GbE Solution
Altera’s 10GbE reference design consists of an encrypted design library, detailed 10GbE application note, simulation test bench with test cases, and user configuration GUI software. The reference design allows designers to quickly implement Altera’s Arria GX, Stratix II GX, Stratix III and Stratix IV GX FPGAs into a multi-10GbE system. The introduction of Altera’s 40-nm Stratix IV GX devices enable designers to implement much larger and higher density 10GbE designs with unprecedented FPGA integration levels. Synthesis options within the reference design include:
- Transmit and receive FIFO of selectable lengths at the MAC-to-system interface for optimizing the size of the core and low-latency design
- Statistics counters supporting RMON (RGC 2819) Ethernet type MIB (RFC 3635) and interface group MIB (RFC 2863)
- MDIO management interface for external PHY devices
“The 10GbE market is growing rapidly in all network areas, including enterprise, data center, metro and long haul with ever-increasing demands for broadband applications,” said David Greenfield, senior director of product marketing, high-end products at Altera. “Our standard-compliant and tested 10GbE solution provides customers the peace of mind that Altera’s solution will work seamlessly with other 10GbE equipment.”
Availability
Altera offers a number of reference designs that show efficient solutions for common design problems. To see a list of Altera’s reference designs or to find more information regarding its 10GbE reference design visit http://www.altera.com/pr/support/refdesigns
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- CXL 3.0 Controller
- ECC7 Elliptic Curve Processor for Prime NIST Curves
Related News
- Xilinx Simplifies Design of PCI Express, Gigabit Ethernet and Xaui with New Virtex-5 Protocol Packs
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
- Xilinx Provides Proven XAUI Solution For 10 Gigabit Ethernet Applications
- Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
Latest News
- AIStorm and DB HiTek Debut SpectroMic™ KWS—an 18uA Always-on Keyword-Spotting Solution Enabling IoT AI Voice Interaction
- SignatureIP Unveils Industry-Leading CXL 3.2 Solution for High-Performance Computing
- Synopsys and Ansys Provide Update Regarding Expected Timing of Acquisition Close
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards