X-Fab expands mixed-signal foundry portfolio with 0.35-micron process
X-Fab expands mixed-signal foundry portfolio with 0.35-micron process
By Semiconductor Business News
June 4, 2002 (9:36 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0006
GERFURT, Germany -- Germany's X-Fab Semiconductor Foundries AG here today expanded its silicon foundry portfolio, announcing a new, 0.35-micron CMOS process technology for digital and mixed-signal applications. The process, dubbed XC035, is a fully qualified and characterized technology that comes with a comprehensive line of design kits. Electronic design automation (EDA) tool support comes from Cadence, Verilog, Vital, Synopsys, according to the Erfurt-based company. Geared for digital and mixed-signal ICs, the 3.3- and 5-Volt process includes options for one or two poly layers and three or four metal layers. Additional process options such as low-voltage and EEPROM are also available, the company said. More analog elements will be gradually added to the new process family over the next two years. Implementation of these elements will enable high-voltage applications, integrated flash-memory options, and radio-frequency (RF) circuits. In addition, a series of new circuit elements are immediately available for 0.6-micron BiCMOS technology (XB06), namely inductors, varactors and poly fuses for one-time programming capability, and varactors for RF circuits. "The introduction of 0.35-micron CMOS Technology is simply a logical and consistent step in the implementation of [our] strategy,” said Jens Kosch, chief technology officer and director of technology development and design support for X-Fab.
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
Related News
- Fusion Mixed Signal FPGAs Now Available In Extended Temperature Grade
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Arasan Chip Systems appoints Director of Analog and Mixed Signal
- Microsemi Announces SmartFusion Intelligent Mixed Signal FPGAs Now Available with uClinux
Latest News
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees
- EnSilica selected for UK CHERI Adoption Collective