Virtual Silicon introduces Standard Cells at TSMC 130 nm
Up to 20% Area Saving with High Performance
SUNNYVALE Calif. - September 2, 2003 - Virtual Silicon, Inc., a leader in semiconductor intellectual property (SIP), today announced the introduction of a family of standard cell products targeted for the TSMC 130 nm process. In addition to providing the high performance expected in the 130 nm process, Virtual Silicon's standard cells have been shown to provide up to a 20% reduction in area over currently available standard cells.
"Saving our customer's area in their SoC designs brings them definable monetary benefits," said John A. Ford, vice president of marketing for Virtual Silicon. "Not only does our high density standard cell IP deliver up to a 20% area reduction to the SoC customer, but it also provides a smaller die, that requires less power and reduces the number of transistors, which helps to improve reliability."
Virtual Silicon offers standard cells for the TSMC CL013G and CL013LV process technologies. The standard cell library comprises over 600 cells and has incorporated many architectural features for improved design for manufacturability. The standard cells are available for evaluation download on the Virtual Silicon web site located at www.virtual-silicon.com.
About Virtual Silicon Technology
Virtual Silicon is a leading supplier of semiconductor intellectual property and process technology to manufacturers and designers of complex systems-on-chip (SoC). Headquartered in Sunnyvale, CA, the company provides process-specific embedded components that serve the wireless, networking, graphics, communication and computing markets. Customers include leading fabless semiconductor companies, integrated semiconductor manufacturers, foundries, and SoC developers who demand leading edge technology for their semiconductor innovations. For more information, call (408) 548-2700 or visit Virtual Silicon online at www.virtual-silicon.com.
Copyright © 2003, Virtual Silicon Technology Inc. All rights reserved.
The Heart of Great Silicon, Silicon Ready and Virtual Silicon are trademarks of Virtual Silicon Technology, Inc.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- UALink PCS IP Core
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
Related News
- Virtual Silicon Introduces Industry-Leading Signal Integrity Views For 130 nm Standard Cells
- Virtual Silicon Introduces VIP PowerSaver Standard Cells For TSMC 130 nm
- NASA Selects Ridgetop Group to Develop an Innovative Modular SiGe 130 nm Cell Library
- Availability of Dolphin Integration's TSMC-sponsored ROM at the 130 nm BCD 5 V process
Latest News
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
- 2Q25 Foundry Revenue Surges 14.6% to Record High, TSMC’s Market Share Hits 70%
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity