Dolphin Integration Releases SmartLink, USB adapter for 80x51 Built-in Debugger
Grenoble, France -- February 17, 2014 -- Dolphin Integration, provider of 8-Bit and 16-bit microcontroller cores beyond the intel 51 legacy, is releasing the SmartLink (S-Link), cost-effective USB adapter for faster on-chip debug of application programs.
S-Link grants speed through its Two-Wire Interface for debuG (TWIG) protocol enabling:
- 10 steps/sec. versus 3 steps/sec. with the JTAG protocol
- < 50 ms/instruction in step-by-step execution in assembler mode
- > 100 kB/s during read/write operations
Thanks to the S-Link, Dolphin Integration’s Heracles integrated development environment (IDE) can be easily connected to the BIRD-Owl In-Circuit Emulator for efficient on-chip debug with advanced features, among which:
- Unlimited software breakpoints extended to the Flash/EEPROM memories
- Easy code loading thanks to ISP (In-System Programming) for all kinds of memories
- Display of the Function Call Stack
BIRD Owl can be configured for an optimal trade-off between debugging features and silicon cost.
The Built-in Real-time Debugger BIRD is seamlessly integrated into the Heracles IDE, which provides unique development and debug features for application programs. It above all launches the capability to simulate all the peripherals connected to a microcontroller core, for a complete sub-system simulation running the application program.
The S-Link USB adapter also is compatible with the standard JTAG protocol and its cost-effectiveness makes it the winner both for unit and volume purchases.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. Such diverse experience in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
Related Semiconductor IP
- Super-Fast 8051 Microcontroller with Configurable Features & Peripherals
- 8051 IP Core
- 8051 Compatible Microcontroller Core
- 8051 Comaptible CPU Core
- 8051 Microcontroller
Related News
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- ASICLAND Reports 2025 Revenue of KRW 72.8 Billion, Positions for Future Growth Through Strategic Investments
- QuickLogic Announces Contract for High Density eFPGA Hard IP Optimized for Intel 18A
- Mythic® Selects memBrain™ Technology from Silicon Storage Technology® for its Next Generation of Ultra-Low-Power Analog Processing Units
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory