TSMC raises capex to record $8.5 billion, pulls in 20-nm
Peter Clarke, EETimes
(4/26/2012 12:23 PM EDT)
TSMC (Hsinchu, Taiwan) said that it needed to increase capex because of stronger than expected demand for 28-nm wafers and because it has decided to "pull in" the creation of a 20-nm R&D process line.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Chartered still losing money, cuts capex
- ST to 're-deploy' 1,000 engineers amid Q1 losses, CapEx cuts
- TSMC Announces Move to 20nm Process
- Expected Top Ten IC Industry Capex Spenders In 2010
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs