TSMC Expands Collaboration with Cadence on Virtuoso Custom Design Platform
SAN JOSE, Calif. -- Jul 8, 2013 -- In an effort to address the increasing complexity associated with advanced node designs, Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced that TSMC has expanded collaboration with Cadence on the Virtuoso custom and analog design platform to design and verify its own cutting-edge IP. Additionally, TSMC has extended its native SKILL-based process design kits (PDKs) portfolio to 16 nanometers, creating and delivering fully qualified and high-quality native SKILL-based PDKs to enable all the leading-edge features of the Virtuoso platform. To allow customers to fully maximize performance and quality of results, the new PDKs enable leading-edge features within the Virtuoso 12.1 platform, such as auto-alignment, automatic handling of complex rules during abutment, chaining devices, support of color-aware layout, and advanced routing.
âWe have continued our major investments in advancing the Virtuoso platform to address the ever mounting design challenges. We worked closely with TSMC and our customers to enhance and deliver on advanced node and mainstream design requirements,â said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. âThe high-quality native SKILL-based PDKs are key to powering up the Virtuoso methodologies to their full potential.â
âWe have a long-term partnership with Cadence on the Virtuoso platform,â said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. âThe extension of SKILL-based PDK development to 16 nanometers allows us to better address customersâ needs in custom design of advanced technologies.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of todayâs integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Chips&Media Publicizes the Collaboration on SiFive's OpenFive, a Custom Silicon Business Unit
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium