TSMC: 28-nm tech, demand 'on plan'
Peter Clarke, EETimes
11/7/2011 6:01 AM EST
LONDON – Maria Marced, European president of foundry Taiwan Semiconductor Manufacturing Co. Ltd., has pushed back against claims by market researchers at Gartner Inc. that foundries are having problems with yield on 28-nm process technologies. For TSMC the roll out of the 28-nm chip manufacturing node is "on plan," Marced told EE Times.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- TSMC 2nm yields nearly ready for mass production
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
- Intel cancels Timna processor, citing technical problems
- XEMICS can now provide the effective solution to all VHF receiver problems: the XE1218
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs