Tiempo Secure announces the availability of its Secure Element IP core on GF 22 FDX and TSMC 16 FFC
February 10, 2020 -- Tiempo Secure announces the availability of TESIC - its Secure Element IP core – for customer designs on GF 22 FDX and TSMC 16 FFC.
TESIC is a CC EAL5+ PP0084 certification-ready secure element IP that is delivered as hard macro for plug-and-play System-on Chip (SoC) integration. Datasheet can be downloaded from TESIC product page.
Related Semiconductor IP
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
Latest News
- EMASS Tapes Out 16nm ECS-DoT, Advancing Always-On Edge AI
- Telechips and DivX Renew IC Technology Licensing Agreement
- OIF Demonstrates Industry-Wide Interoperability at Scale at OFC 2026, Advancing Energy Efficiency, Performance and Capacity for AI-Era Data Center Networks
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative