Tiempo Secure announces the availability of its Secure Element IP core on GF 22 FDX and TSMC 16 FFC
February 10, 2020 -- Tiempo Secure announces the availability of TESIC - its Secure Element IP core – for customer designs on GF 22 FDX and TSMC 16 FFC.
TESIC is a CC EAL5+ PP0084 certification-ready secure element IP that is delivered as hard macro for plug-and-play System-on Chip (SoC) integration. Datasheet can be downloaded from TESIC product page.
Related Semiconductor IP
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- ATTOPSEMI Technology Joins FDXcelerator Program to Deliver Advanced Non-Volatile Memory IP to GLOBALFOUNDRIES 22 FDX Technology Platform
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation