Tiempo Secure announces the availability of its Secure Element IP core on GF 22 FDX and TSMC 16 FFC
February 10, 2020 -- Tiempo Secure announces the availability of TESIC - its Secure Element IP core – for customer designs on GF 22 FDX and TSMC 16 FFC.
TESIC is a CC EAL5+ PP0084 certification-ready secure element IP that is delivered as hard macro for plug-and-play System-on Chip (SoC) integration. Datasheet can be downloaded from TESIC product page.
Related Semiconductor IP
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
- ATTOPSEMI Technology Joins FDXcelerator Program to Deliver Advanced Non-Volatile Memory IP to GLOBALFOUNDRIES 22 FDX Technology Platform
- Tiempo Secure is a winner of the French Government's Great Cybersecurity Challenge to make smart objects more resilient to cyberattacks
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard