Tiempo Secure announces the availability of its Secure Element IP core on GF 22 FDX and TSMC 16 FFC
February 10, 2020 -- Tiempo Secure announces the availability of TESIC - its Secure Element IP core – for customer designs on GF 22 FDX and TSMC 16 FFC.
TESIC is a CC EAL5+ PP0084 certification-ready secure element IP that is delivered as hard macro for plug-and-play System-on Chip (SoC) integration. Datasheet can be downloaded from TESIC product page.
Related Semiconductor IP
Related News
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- ATTOPSEMI Technology Joins FDXcelerator Program to Deliver Advanced Non-Volatile Memory IP to GLOBALFOUNDRIES 22 FDX Technology Platform
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation