Tensilica and VWorks Partner to Provide Virtual Prototyping Platforms
Partnership to Accelerate System and Embedded Software Development by Delivering Tensilica Xtensa DPU Virtual Platforms, Powered by VWorks
SANTA CLARA and SAN DIEGO, Calif. - May 8, 2012 - Tensilica, the leader in dataplane processor IP cores, and VWorks, leader in virtual prototyping and system simulation, today announced a partnership to provide virtual platforms based on Tensilica's Xtensa dataplane processors (DPUs), dramatically reducing customers' embedded software development time.
As part of the collaboration, Tensilica's DPU models are integrated with the VLAB virtual platform simulation environment from VWorks, providing early access, high performance and direct software debug capability. Software and services are provided by VWorks and its service partner ASTC.
"We see virtual platforms as increasingly important in multi-core design, accelerating hardware and embedded software development," stated Chris Jones, Tensilica's director of product marketing. "The VLAB solutions from VWorks promise to deliver a new range of business and technical options to our customers."
"Tensilica configurable cores are popular across many markets ranging from mobile to automotive to consumer applications. VWorks VLAB virtual platforms accelerate the development of systems and software for the Xtensa IP family and offer a new generation of performance and application," said Jay Yantchev, CEO at ASTC / VWorks.
Tensilica is the newest member of the VWorks IP Partners program, which is focused on accelerating development across multiple communities in electronics supply chains, capitalizing on the benefits of virtual prototyping and services.
About VWorks and ASTC
The Australian Semiconductor Technology Company (ASTC) is a privately held semiconductor design, services, and software company serving global markets. VWorks, a software solutions subsidiary of ASTC, is an industry leader in virtual prototyping and system simulation, for semiconductors, embedded software, and systems. Both serve supply chains for automotive, transportation, mobile, multimedia electronics and embedded software. ASTC and VWorks are headquartered in Adelaide, Australia, with over 100 staff, and offices in Australia, Europe, Japan, and North America. For more information, see www.vworks.com
About Tensilica
Tensilica, Inc. is the leader in dataplane processor IP cores. Dataplane processors (DPUs) combine the best capabilities of DSPs and CPUs while delivering 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific and demanding signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. Tensilica offers standard cores and hardware/software solutions that can be used as is or easily customized by semiconductor companies and OEMs for added differentiation. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- CEVA and VWorks Announce Availability of Virtual Prototyping Platforms featuring CEVA DSPs
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
- ARM to Offer Cycle-Accurate Virtual Prototyping for Complex SoCs Through an Asset Acquisition from Carbon Design Systems
- Synopsys' New Virtualizer Studio Integrated Development Environment Accelerates Virtual Prototyping Productivity
Latest News
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption