Tensilica Expands Wireless Baseband Business Unit, Hires Texas Instruments Veteran Eric Dewannain as Vice President/General Manager
Santa Clara, CA - June 8, 2010 -Tensilica, Inc. today announced that it has expanded its baseband business unit and hired Eric F. Dewannain as vice president and general manager. Dewannain was previously general manager of the custom ASIC business unit at Texas Instruments, Incorporated (TI) and, prior to this, general manager of the cable broadband communications business unit. Dewannain has extensive business experience in mobile wireless infrastructure and broadband communications.
Tensilica's customers have used the company's customizable dataplane processor (DPU) technology to design their own digital signal processors (DSPs) for the past 10 years. Two years ago, Tensilica formed its baseband business unit and has since enjoyed great success as the rising star in programmable baseband signal processing. Customers include Fujitsu, Huawei, NEC, Panasonic, and many other major undisclosed companies, all of whom are engaged in LTE (Long-Term Evolution) and 4G baseband chip design with Tensilica's DPUs and ConnX baseband DSPs. Tensilica's DPUs and ConnX baseband DSPs are ideal for baseband because they can be customized to provide greater power and performance efficiency than standard DSPs."
"Because of our solid DPU foundation and success in baseband signal processing, we've been able to ramp up quickly and add top engineering talent to our team," stated Jack Guedj, Tensilica's president and CEO. "Now, with Eric, we're reaching critical mass with strong leadership to help us continue our growth trajectory."
"It's exciting to join an aggressive company that's rapidly becoming the architecture of choice for programmable baseband signal processing," Dewannain stated. "The amazing thing is how fast we can develop new products and provide optimized solutions for the mobile wireless market using the same Xtensa DPU foundation and tools we license to our customers. Leveraging this strong Xtensa DPU foundation, Tensilica has been able to develop a comprehensive IP (intellectual property) suite tailored for LTE and introduce two generations of ConnX BBE baseband DSPs in less than two years. Any other IP vendor would take several years to develop these products
Dewannain spent the last 18 years at TI, most recently as general manager of TI's custom ASIC business unit. He also served as the general manager of the communications infrastructure ASIC business unit, and general manager of the cable broadband communications business unit. Prior to TI, he worked as a circuit design manager on the Pentium design team and a senior design engineer on the 80486 design team at Intel. He has an M.B.A from the University of Phoenix and an M.S.E. E. from the Institut Superieur D'Electronique in France.
About Tensilica
Tensilica, Inc. is the leader in customizable dataplane processor IP cores. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10 to 100x the performance because they can be customized using Tensilica's automated design tools to meet specific signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and six out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes, digital still cameras and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Palm to base next-generation wireless units on TI platform
- TI wraps DSP/RISC combo with RTOS support
- TI offers video extensions, software for rapid DSP development
- TI rolls out DSP for embedded control apps
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers