Intelop announces TCP-Offload Engine SoC IP with integrated GEMAC, ARP module and AMBA 2.0 bus interface running at 2-Gbps capable of managing thousands of simultaneous TCP sessions
Santa Clara, California -- Jan 26, 2009 -- Intelop Corporation, a leading high end IP developer, customization & electronic engineering design services provider, today announced delivery of their second generation TCP offload engine SoC solution integrated with ARP hardware module, G Bit Ethernet MAC and AMBA 2.0 bus interface running at 2 Gbps sustained rates. It is the only module that integrates so many functions in hardware. It is a new paradigm and new level of integration in networking hardware acceleration. It implements control plane and data plane processing of TCP/IP in hardware that is at least 20 times faster than TCP/IP software stack. In addition, it the architecture provides, as an option, an ability to integrate other interfaces e.g. PCIe x 4. Intelop designed, verified and implemented this SoC in Altera’s high speed FPGA.
Because of its advanced scalable architecture, it can be customized to implement differentiated features and performance requirements to meet customer’s specifications e.g. Misc. protocols processing module, in addition to TCP/IP, ARP module, number of simultaneous connections, TCP/IP performance tuning based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, scalable size of direct store Packet memories, integrated DDR/SSRAM controllers, choice of PHY interface - XGMII or Serial.
This Integrated TOE+GEMAC+AHB silicon IP with customizable features provides enhanced functionality in all networking equipment including; Layer-2-5 Switches/Routers, IPS/IDS appliances and Network Security appliances, Severs and NICs. Advanced architecture with built in scalability allows customers to target it to many silicon libraries from 0.18 um-0.090 nm ASIC, SOC or FPGA without compromising performance/ functionality.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intelop in defining the architecture of this TOE engine,” said Kelly Masood. Intelop also integrated many of these IPs with other standard blocks in SOCs and developed necessary software as total turn key solutions as well.
“We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore of Intelop.
Intelop Corporation is a custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software experience.
Related Semiconductor IP
- 1G TCP Offload Engine TOE+MAC+PCIe+Host_IF Ultra-Low Latency (STOE+PCIe)
- 1G TCP Offload Engine TOE+MAC+Host_IF Ultra-Low Latency (STOE)
- 10 G bit TCP Offload Engine + PCIe/DMA SOC IP
- 1G TCP Offload Engine TOE Very Low Latency (TOE)
- 1G TCP Offload Engine TOE +PCIe Very Low Latency (TOE+PCIe)
Related News
- Intelop announces Xilinx FPGA development platform for their TCP-Offload Engine SoC IP
- Intelop announces a new Development platform based on Xilinx V5 FPGA for their TCP-Offload Engine SoC IP for customers to easily develop networking applications
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor