SystemC reference manual running slightly behind schedule
SystemC reference manual running slightly behind schedule
By Peter Clarke, EE Times
March 6, 2002 (4:49 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020301S0076
PARIS The Open SystemC Initiative (OSCI) is expected to announce at the Design Automaton and Test in Europe (Date) conference that it is pushing ahead with production of a language reference manual (LRM) for SystemC. But the LRM may arrive up to one year later than OSCI had originally planned.
SystemC is a C++ class library and modeling platform being developed for design and verification work beyond the scope of today's HDLs. It has backing from a number of EDA vendors, and OSCI is also aiming for eventual IEEE standardization of the language.
OSCI is preparing to announce at this year's Date conference, which begins Monday (March 4), that it has contracted Paul Menchini, of Menchini and Associates, to develop the LRM for delivery later in 2002. However, the OSCI Web site states that the language's LRM was due " late in 2001."
"Ultimately, delay from original plan occurred due to mundane organizational things like ramp up of OSCI finances and from OSCI being everyone's "second job," said Kevin Kranen, director of strategic programs at Synopsys Inc. and president of OSCI. "No one should be disadvantaged by delay as all have had access to the 'gold standard' for SystemC v2.0, the actual reference implementation, since last July."
Delivery of the LRM is expected to be OSCI's first step towards standardization of SystemC by the IEEE. OSCI expects to present the language to the IEEE for standardization within two years.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Accellera Announces Relicensing of SystemC Reference Implementation under the Apache 2.0 License
- Philips Semiconductors continues support behind Velocity Rapid Silicon Prototyping development for ARM946[tm] architecture
- Intel offers details behind Pentium 4 performance increase
- Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost