Optimization key to the future, says EDA pioneer
Dylan McGrath, EE Times
(09/18/2009 7:10 PM EDT)
SAN FRANCISCO—The greatest opportunity for EDA lies in providing optimization for system-on-chip designers as opposed to more functionality, according to a long-standing veteran of EDA.
"EDA as we know it today will be less feature introduction and more about optimization," said Jim Hogan, a 35-year veteran of EDA, IP and the broader semiconductor industry who is currently a managing partner at venture capital firm Vista Ventures LLC. Hogan goes way back in the EDA industry and was an influential executive at Cadence Design Systems Inc. for many years.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- ARM And Cadence Establish New Five-Year Agreement Targeting Design Chain Optimization
- CoWare Partners with PowerEscape for Power Optimization Software
- Legend Announces Software Tool for Semiconductor Process Optimization, Verification and Statistical Characterization
- iRoC Technologies Introduces SERPRO Services for Transistor-level Soft Error Rate Analysis and Optimization
Latest News
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications