Synopsys and TSMC Collaborate to Develop Interface, Analog and Foundation IP for 12-nm FinFET Process
DesignWare IP Enables Lower Leakage, Smaller Area for High-Performance Mobile SoCs
MOUNTAIN VIEW, Calif. -- March 15, 2017 -- Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with TSMC to develop DesignWare® Interface, Analog and Foundation IP for TSMC's 12FFC process. By offering a wide range of IP on TSMC's latest low-power process, Synopsys is enabling designers to take advantage of the low leakage and small area advantages of the new process. Synopsys and TSMC have partnered on the development of Synopsys IP for advanced process technologies for more than two decades, resulting in a robust portfolio of IP supporting process technologies down to 7nm. Synopsys DesignWare IP for the 12FFC process enables designers to accelerate development of mobile SoCs that incorporate logic libraries, embedded memories, embedded test and repair, USB 3.1/3.0/2.0, USB-C 3.1/DisplayPort 1.3, DDR4/3, LPDDR4X, PCI Express® 4.0/3.1/2.1, SATA 6G, HDMI 2.0, MIPI M-PHY and D-PHY and data converter IP.
"TSMC and Synopsys share a long history of providing designers with a wide range of high-quality IP on TSMC's advanced FinFET processes," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "By developing IP on the latest TSMC 12FFC process, Synopsys is paving the way for designers to improve their SoCs' leakage and lower overall costs."
"As SoCs continue to incorporate more advanced functionality, designers are constantly challenged with meeting aggressive performance, power and area requirements," said John Koeter, vice president of marketing for IP at Synopsys. "Our close collaboration with TSMC on the development of a broad range of IP for the 12FFC process will ensure that designers have timely access to the high-quality, proven IP solutions they need to achieve their design goals and quickly get their product to market."
Availability
The DesignWare IP for USB 2.0/3.0/3.1/Type-C, DisplayPort, PCI Express 4.0/3.0/2.0, SATA 6G, MIPI D-PHY/M-PHY, 25G Ethernet, HDMI 2.0, DDR4/3 and LPDDR4X, and 12-bit data converters are expected to be available for TSMC's 12FFC process in Q3 2017.
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- USB 3.1 Cable Marker IP
- USB 3.1 PHY
- USB 3.1 Host Premium
- USB 3.1 DRD Premium
- SuperSpeed USB 3.1 Host Controller Multiport
Related News
- Synopsys and TSMC Collaborate on Development of Interface and Foundation IP for 7-nm FinFET Process
- Synopsys Interface IP Portfolio on 16-nm FinFET Process Meets Stringent Automotive AEC-Q100 Grade 1 Temperature Requirements
- GLOBALFOUNDRIES Introduces New 12nm FinFET Technology for High-Performance Applications
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing