Synopsys Delivers Next-Generation Verification IP for Micron's Hybrid Memory Cube Architecture
Native SystemVerilog VIP Enables Ease of Development for HMC Solutions
MOUNTAIN VIEW, Calif., May 2, 2016 -- Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of its next-generation Verification IP (VIP) for Micron's Hybrid Memory Cube (HMC) architecture. The HMC architecture offers a high performance, low cost memory solution, with 70 percent less energy utilization than existing DRAM technologies. Synopsys VC VIP for HMC enables the design of next-generation high-speed memory technologies with ease of use, fast integration and optimum performance, resulting in accelerated verification closure.
Synopsys VC VIP for HMC uses a next-generation native SystemVerilog Universal Verification Methodology (UVM) architecture that enables ease of integration within existing verification environments to accelerate time to first test. VC VIP for HMC is integrated with Synopsys' Verdi® Protocol Analyzer's memory-aware graphical debug solution and features advanced debug ports for easy and fast debug. Built-in coverage and verification plans are also included to speed up verification coverage closure.
"We continue to collaborate extensively with leading-edge companies as the latest protocols are developed, to deliver increased performance and features," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "With the introduction of Synopsys HMC VIP to support Micron's HMC products, we provide SoC teams with access to the latest specifications and capabilities for accelerated verification closure of next-generation high speed memory designs."
Availability & Resources
VC VIP for HMC is available today as a standalone product, and as part of the Synopsys VIP Library. For more information, visit www.synopsys.com/vip.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD
- TekStart and Pico Computing Partner to Deliver Hybrid Memory Cube (HMC) Intellectual Property (IP) Solutions for Networking, Computing, and Processing Markets
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs