New standard cell and memory libraries at 28 nm from Dolphin Integration
Grenoble, France – August 25, 2014 -- Dolphin Integration are proud to announce the launch of a complete panoply of memories and standard cells at TSMC 28 nm HPM/HPC.
In order to meet the requirements of ultra low-power and cost-sensitive applications in this process, their expertise in Power Management Networks was instrumental for this new panoply.
The noticeable technological change, from 28 nm on, is the divergence of cell design for optimizing density versus power.
Thanks to this offering benefiting from the Better Than Flip-flops (BTF) capability of Spinner Cells, users can:
- Reduce their die cost thanks to ultra high density memory and standard cells, Single port RAM VENUS and library SESAME uHD-BTF
- Decrease their power consumption by up to 40% thanks to ultra low power standard cell library SESAME uLP-BTF and ultra low power memory SpRAM ORION
- Decrease drastically their leakage thanks to the “island construction kit” SESAME CLICK, designed to match both the potential of Power Management Networks and of the Battery Interface library: SESAME BIV and SpRAM NEPTUNE with ultra low leakage
Product type | Product name | Description | High density | Low Power | Low Leakage |
Single port RAM | SpRAM VENUS | SpRAM Generator optimized for ultra High-Density and low power (medium to large capacities) | *** | ** | ** |
Single port RAM | SpRAM NEPTUNE | SpRAM Generator optimized for ultra low leakage (small to medium capacities) | * | * | *** |
Single port RAM | SpRAM ORION | SpRAM Generator optimized for ultra low power (medium to large capacities) | ** | *** | ** |
One port register file | 1PRFile AURA | 1PRF Generator optimized for high density and high speed (small capacities) | *** | ** | ** |
Dual port RAM | DpRAM ERIS | 2PRF Generator optimized for high density and high speed (small capacities) | *** | ** | ** |
ROM | sROMet TITAN | ROM Generator optimized for high density and high speed (medium to large capacities) | *** | ** | ** |
Standard cell | SESAME uHD-BTF | 7-track standard cell library optimized for ultra high density | *** | ** | ** |
Standard cell | SESAME uLP-BTF | 7-track standard cell library optimized for ultra low power | ** | *** | *** |
Standard cell | SESAME BIV | 12-track standard cell library (using Thick oxide transistor) optimized for ultra low leakage and enabling a direct battery connection (from 3.3 V +/-10% down to 0.9 V +/-10%) | * | * | *** |
Island construction kit | CLICK | Power management cells for supporting multivoltage/multisupply designs | ** | * | *** |
For further information, feel free to email libraries@dolphin-ip.com
For more information about Dolphin Integration's product portfolio, please visit their catalog.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Amazing improvement of power and density for RFID chips with standard cell libraries at 180 nm from Dolphin Integration
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- Faraday Pioneers in Providing On-Chip Variation (OCV) Information for Cell Libraries
- Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers