Try and adopt Motu-Uta, the benchmark from Dolphin Integration for a fair evaluation of Standard Cell libraries
Grenoble, France – May 02, 2016 -- SoC designers are at ease to compare the performances of memories. It indeed only requires selecting some memory capacities and checking that performances are provided in the same conditions among the suppliers. Area, speed (access time), power consumption in dynamic mode and leakage may be then objectively compared.
What about Standard Cell libraries? Not an easy process…
All designers go with their own method: comparing directly by applying on their own design, merely comparing the nand2, trying to evaluate with key figures… but it is quite uncomfortable to compare products when there is no public benchmark and when the particularity of each library must be mastered for a fair comparison. The burden of performing a synthesis followed by the place and route, while learning at the same time how to make the best use of the new library, curbs the enthusiasm of most designers to check whether a new library could help improve the competitiveness of their next SoC.
The launch by Dolphin Integration of Motu-Uta, the first public benchmark for standard cell libraries, lifts the burden of evaluation for suppliers, users or foundries. Designers simply need to request from each library supplier the delivery of a complete set of performances to objectively compare their performances in less than 15 minutes!
What is Motu-Uta?
Motu-Uta (besides being the Tahitian holy island) names the first public RTL synthesizable and process independent benchmark for standard-cell libraries. It is made of typical RTL logic blocks with diverse critical paths (register-decoding-register, register-ALU-register) and with random combinatorial logic to be representative of a typical logic block of nowadays SoCs. The Motu-Uta benchmark is delivered with a testbench to compare the achievable power consumption as well as speed and area. It is also provided with “benchmarking conditions” of reference so that each supplier discloses performances for its standard-cell library truly in the same conditions, to enable a fair and objective comparison within minutes.
Expert designers may also take advantage of Motu-Uta benchmark to draw the hockey stick curves of any standard-cell library: area against clock frequency or dynamic power consumption against clock frequency, as illustrated below with Dolphin Integration’s 6T library versus a standard 7T library.
Motu-Uta V5 benchmark using 7 metal layers
Synthesis performed in SS; 1,08 V; 125°C
P&R performed using multi-corner and multi-mode at nominal voltage
Standard cell library providers may now promote the superior performances of their library without worrying about benchmarking tricks.
Download the Motu-Uta benchmark
Accordingly, Dolphin Integration provides the benchmarking results for its standard cell libraries, especially for the celebrated Spinner cell advantage (Sesame uHD), on My Dolphin
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
The "Foundation IP" of this offering involves innovative libraries of standard cells, register files and memory generators. The "Fabric IP" of voltage regulators, Power Island Construction Kits and their control network MAESTRO enable a flexible assembly with their loads. They especially star the "Feature IP": from high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make Dolphin Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN INTEGRATION know-how!
The company strives to incessantly innovate for its customers’ success, which has led to two strong differentiators:
- state-of-the-art “panoplies of Semiconductor IP components” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Integration and Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments.
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- Faraday Pioneers in Providing On-Chip Variation (OCV) Information for Cell Libraries
- Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries
- Virage Logic Strengthens Low Power IP Product Portfolio with Availability of 65nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers