Smartlogic PCI Express DMA IP Cores now available for Intel FPGAs
The new releases of Multichannel DMA IP Cores for PCI Express® now support Intel FPGAs and contain important features that greatly simplify the DMA transmission of several independent videodatastreams or Coprocessor applications.
Holzgerlingen, Germany -- December 8, 2016 – Smartlogic today announced the immediate availability of its PCI Express® DMA IP cores for Intel FPGAs (formerly Altera).
The proven DMA IP Cores for Xilinx FPGAs are now available for Intel FPGAs. Evaluations can be downloaded from the Smartlogic Website for the Arria V and Cyclone V Demoboards from Intel. Arria 10 Device support is expected to be available by January 2017.
„The support of Intel FPGAs demonstrates our continuous development in our PCI Express DMA IP Cores.“, said Thomas Zerrer, CEO of Smartlogic. „The success of the originally Xilinx based IP Cores made this decision very easy in order to extend our market share.“
The DMA IP Core family targets not only the growing field of streaming applications. Due to the integrated DMA Read Module it is possible to realize Co-Processor applications, where the IP Core reads data from a datasource, processes the data and writes it to the target.
Learn More:
Visit Smartlogic’s Website (http://smartlogic.de/en/our-range-of-services/dma-ip-cores-for-pci-express/) to download the datasheets.
Related Semiconductor IP
- DMA for PCI Express (PCIe) Subsystem
- Lancero Scatter-Gather DMA Engine for PCI Express
- Multi-Channel Flex DMA IP Core for PCI Express
- Multichannel DMA Intel FPGA IP for PCI Express*
Related News
- Smartlogic Announces PCI Express Multichannel DMA IP Core optimized for Video Streaming
- UHD Video Processing and PCI Express DMA IP-cores for real world applications
- Smartlogic announces PCI Express Multifunction IP Core for Xilinx 7 Series
- Microchip Expands PolarFire® FPGA Smart Embedded Video Ecosystem with New SDI IP Cores and Quad CoaXPress™ Bridge Kit
Latest News
- ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design
- Avery Dennison announces first-to-market integration of Pragmatic Semiconductor’s chip on a mass scale
- Ceva, Inc. Announces Fourth Quarter and Full Year 2025 Financial Results
- Ceva Highlights Breakthrough Year for AI Licensing and Physical AI Adoption in 2025
- Imec unveils 7‑bit, 175GS/s massively time-interleaved slope-ADC – pairing record-small footprint and low conversion energy with top sampling speed