Alvand Technologies Ships 1 Million Silicon Tuners for Digital TV
Low-Power Analog Front End Hits Milestone in Under 8 Months
Santa Clara, California. – July 11, 2011 -- Alvand Technologies, Inc. a leading analog and mixed signal IP provider, today announced that one million digital TV receivers incorporating the company’s analog front end RF Tuner silicon IP have been shipped worldwide. The digital TV receiver, a joint development with a prestigious IC design company based in Taiwan, is customized for the DVB-T/H standard used throughout Asia and Europe.
“Alvand’s low-power, concise RF and mixed-signal technology is ideally suited for mass-market consumer silicon applications,” explained Dr. Mansour Keramant, CEO and founder of Alvand Technologies. “We are pleased that our technology is being so widely embraced by global TV OEMs--and so quickly.”.
The digital TV receiver device incorporating Alvand’s IP surpassed the one million unit milestone in less than 8 months. The device has been designed into set-top box and PC-TV products targeted at European, African and Asian markets.
About Alvand Technologies, Inc.
“Alvand Technologies offers best-in-class (ADC/DAC) and Analog Front End technologies in advanced deep-submicron manufacturing, available in 28nm, 40nm, 65nm, 90nm, 130nm and 180nm process nodes at TSMC, UMC and GLOBALFOUNDRIES. Alvand's wireless MIMO and Video AFE IP cores have been licensed in over 20 products currently in mass production.” Alvand Technologies is privately held and is located in Santa Clara, California. For more information visit us at http://www.alvandtech.com.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- SiTune Passes Milestone of Shipping Two Million 8K TV Silicon Tuners (STN6528)
- Allegro DVT Launches TV 3.0 Test Suite for Brazil’s Next Generation Digital Terrestrial Television System
- Siemens & Alphawave Semi partner for AI silicon IP
- AmberSemi Announces Silicon Tape-Out of PowerTile™ Vertical Power Solution for AI Data Centers
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs