Sidense Exhibiting at TSMC 2014 North American Technology Symposiums
Ottawa, Canada and San Jose, Calif -- April 16, 2014 -- Sidense will be exhibiting at the North American TMSC Technology Symposiums and discussing its low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP, available from 180nm to 20nm including HV and BCD process nodes.
Where and When
San Jose, CA
Tuesday, April 22, 8AM-5:30PM
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113
Booth #201
Boston, MA
Tuesday, April 29, 9:30AM-5:30PM
Westin-Waltham Boston
70 3rd Ave
Waltham, MA 02451
Austin, TX
Thursday, May 1, 9:30AM-5:30PM
Hilton Austin
500 East 4th Street
Austin, TX 78701
For more information or to schedule a meeting with Sidense please contact:
Jim Lipman
jim@sidense.com
925-606-1370
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 115 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 110 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 350 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
About the TSMC Technology Symposiums
Join the 20th annual TSMC Technology Symposiums and get first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans.
Related Semiconductor IP
- OTP
- Secure Storage Solution for OTP IP
- GF 22FDX 5.5V OTP Auto-Grade1 IO Staggered
- GF 22FDX 5.5V OTP Auto-Grade1 IO Inline
- NVM OTP XBC TSMC N7 1.8V
Related News
- Sidense Exhibiting at TSMC 2016 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2017 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2015 North American Technology Symposiums
- North American Semiconductor Equipment Industry Posts August 2014 Book-to-Bill Ratio of 1.04
Latest News
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees