Lattice Announces Update to ispLEVER FPGA Design Tool Suite
Includes Support for New Platform Manager Devices and Updated Support for the LatticeECP3 FPGA Family
HILLSBORO, OR, Oct 12, 2010 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Service Pack 1 for Version 8.1 of its ispLEVER(R) FPGA design tool suite. Service Pack 1 is an important update for designers targeting mid-range LatticeECP3(TM) devices using the ispLEVER tool suite.
Updated Support for the LatticeECP3 FPGA Family Service Pack 1 updates the device values to production characterized silicon for the entire LatticeECP3 family, including the more recently announced ECP3-35EA and ECP3-17EA devices. With SP1, power calculation, static timing analysis, timing simulation and simultaneous switching noise calculation will report results that even more accurately reflect the behavior of the actual production device.
Support for New Platform Manager Devices
In conjunction with the upcoming release of PAC-Designer(R) 6.0 software, ispLEVER 8.1 Service Pack 1 supports the new programmable mixed signal Platform Manager(TM) devices, which are also being announced today. For new users, a free version of this design flow will be available with the Starter version of ispLEVER 8.1 SP1 software.
About the ispLEVER Design Tool Suite
Lattice Diamond(TM) FPGA design software is now the flagship design environment for the latest Lattice FPGA products; however, ispLEVER software support continues as users migrate their FPGA projects. The ispLEVER software provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more. The ispLEVER software can no longer be purchased separately; however, a Lattice Diamond Subscription License also enables access to the ispLEVER environment. Synopsys' Synplify Pro advanced FPGA synthesis is included for all operating systems supported, and Aldec's Active-HDL Lattice Edition simulator is included for Windows.
Pricing and Availability
The ispLEVER 8.1 Service Pack 1 tool suite for Windows and Linux users is available immediately without charge for ispLEVER 8.1 users.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
- Evatronix SA Selects MunEDA Tool Suite WiCkeD
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost