Analog Bits Announces New Family of Secure IP Subsystems
Secure Sensors, Secure SERDES and Secure Clocking with Clock-less Oscillators
Sunnyvale, CA -- October 1, 2013 – Analog Bits (www.analogbits.com), the leading supplier of mixed-signal IP (Intellectual Property), today revealed a new family of semiconductor IP products to increase on-chip security. These products will reduce vulnerability to malicious attacks by incorporating crystal-less oscillator technology, on-die sensors, real-time loggers and other unique features.
In a presentation at TSMC’s 2013 Open Innovation Platform (OIP) Ecosystem Forum, the President and CTO of Analog Bits, Alan Rogers, explains: “Security concerns are an issue for us all. Hacking into a game consoleor TV might mean people secretly watching you at home. Hacking a phone can mean getting access to credit card information. As more devices connect to the network, the number of possible points of attack goes up – along with the need for semiconductor solutions. One way that devices are attacked is through manipulating their clock. Another approach is by manipulating a chip’s voltage. By incorporating crystal-less oscillators, sensors logs and other secret features into the chip design, these attacks can be thwarted.”
Speaking from their booth at OIP, Mahesh Tirupattur, Analog Bits Executive Vice President commented, “This new family of products is a direct response to our customers’ requests because they see security as important. As a result, we’ve created three packages or subsystems to deal with marketneeds. Secure Clocking will inhibit and track clock-related attacks. Secure SERDES creates a virtual barrier around the serial I/O. Secure Sensors isolate the clock while monitoring changes in voltage that could cause partial reset conditions. These and other more proprietary features provide a strong resistance to hardware attacks.”
Analog Bits is demonstrating these and other new technologies at TSMC’s 2013 OIP Ecosystem Forum in Santa Clara, CA.
Analog Bits delivers industry-leading, mixed signal IP solutions. The current product portfolio includesenergy-efficient and low-area SERDES, PVT sensors, ultralow-jitter clocks, memory interfaces and I/O’s, available onevery mainstream manufacturing process. Customers’applications span a wide range including: smart phones,tablets, energy-efficient servers and telecommunications equipment - all leveraging Analog Bits’ highly differentiated IP products.
To learn more about Analog Bits’ broad range of low-power, mixed-signal IP products including our differentiating SERDESIP, visit www.analogbits.com
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP witha reputation for easy and reliable integration into advancedSOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 20-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- SerDes
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- 100G SerDes PAM4 PHY
- 32Gbps SerDes PHY in GF 22nm
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
Related News
- QuickLogic Accelerates Space Innovation with Secure, Customizable eFPGA Hard IP
- lowRISC® and Partners to Deliver Commercial-Quality, Open-Source CHERI Secure Enclave with InnovateUK Support
- Keysight Accelerates Electronic Design Productivity with Secure AI-Powered Assistants
- Tiempo Secure is a winner of the French Government's Great Cybersecurity Challenge to make smart objects more resilient to cyberattacks
Latest News
- Socionext and Innatera Introduce Integrated 60 GHz FMCW Radar and Neuromorphic Edge AI for Human Presence Detection
- MIPI Specifications for Embedded Audio, Ambient AI, Smart Camera, IoT and Medical to be Featured at 2026 embedded world Exhibition & Conference
- M31 Validates MIPI M-PHY v5.0 IP on 4nm, Advances 3nm Development to Enable UFS 4.1 Applications
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security